Skip to main content

Publication

Logically optimized smallest FPGA Architecture for SHA-3 core
Rao M.;Newe T.;Aziz A.
(2013)
Logically optimized smallest FPGA Architecture for SHA-3 core in Communications in Computer and Information Science 10.1007/978-3-319-10987-9_18